test2

News & Events

Defacto SoC Compiler performance on... Defacto SoC Compiler is a leading tool for System on Chip integration, allowing users to bring together various IP blocks such as CPU cores and interconnect fabrics according to relevant constraints and create the RTL needed to stitch all these co... READ MORE Defacto now part of Arm’s Partner... April 2, 2024 – Defacto Technologies announces to be now part of the Arm Partner Catalog ( https://www.arm.com/partner... READ MORE Part of the Arm Partner Catalog We are pleased to announce that we can now be found in the Arm Partner Catalog! We're excited to be working togethe... READ MORE Joint Pre synthesis RTL & Power Int... Nowadays, low power design requirements are key for large SoCs (system on chips) for different applications: AI, Mobile, HPC, etc. Power intent management early in the design flow is becoming crucial to help facing PPA (Power Performance Area) des... READ MORE Automated Power Intent Management P...   ***Record on the webinar available here***      SUMMARY... READ MORE Lowering the DFT Cost for Large SoC... With the increasing on-chip integration capabilities, large scale electronic systems can be integrated into a single System-on-Chip or SoC. New manufacturing test challenges are raised for more advanced technology nodes where both quality and cost... READ MORE Interview 20th anniversary and DAC ... Sanjay Gangal from EDACafé interviewed Chouki Aktouf about Defacto 20th anniversary celebration and the recent announcement at DAC. Check out the video!   READ MORE Defacto Celebrates 20th Anniversary... In preparation for DAC Daniel Nenni from Semiwiki had a conversation with Defacto CEO: Dr. Chouki Aktouf.    I noticed this year at DAC is the 20th anniversary of the company, congratulations on your success! It is a r... READ MORE DAC Announcement Interview on D&R Grenoble, France : June 6th 2023 Today, Gabrièle Saucier from Design & Reuse interviewed Chouki Ak... READ MORE Defacto will celebrate its 20th ann... Grenoble, France : June 5th 2023 Save the date! Defacto will be celebrating its 20th anniversary when exhibiting at DAC this July 2023 in San Francisco! Several customer testimonials will be held every day at the... READ MORE Defacto's 20th Anniversary at DAC! This year Defacto will be celebrating its 20th anniversary when exhibiting at DAC in San Francisco from July the 10th to the 12th 2023 (booth #1541).   Our technical experts will be there to updat... READ MORE Defacto’s SoC Compiler 10.0 is Re... Grenoble, France, March 9, 2023 -- Defacto Technologies just announced SoC Compiler 10.0, the new Major Release of its  READ MORE Defacto’s SoC Compiler 10.0 is Ma... Starting an SoC design project has always been painful given the number of design tasks from the architecture to first implementation decisions.  A successful start has a significant impact on the next design tasks and TAT, up to the tape out. If... READ MORE Defacto's Industry Predictions for ... During the past few years, we observed that SoC Design should be oriented to be seen as a commodity. A strong demand around SoC compilation is occurring in particular at front-end level. Several major semiconductor companies confirmed that the fir... READ MORE Defacto’s SoC Compiler Certified ... Grenoble, France, November 17, 2022. Defacto Technologies announces that independent compliance firm SGS-TÜV has certified the compliance of Defacto’s SoC Compiler 9.0. tool and documentation and deemed to be fit for use up to ASIL D automotive... READ MORE Exhibiting at IP-SOC Grenoble Defacto experts will be exhibiting at IP-SoC 22 in Grenoble by next week.  IP-SoC 2022 will be the 25th edition of the working conference fully dedicated to IP and IP based electronic systems. The event is the annual ... READ MORE The SoC Front-end Integration Platf... Chouki Aktouf, CEO of Defacto Technologies was interviewed by Gabrièle Saucier from Design and Reuse explaining the benefits of integrating IPs using SoC Compiler.  READ MORE Complex SoC Eco-Design Requires Uni... There is no doubt that cost control allows chip design companies to seize new market opportunities by designing less expensive systems-on-chip and electronic systems. Today, the typical SoC design project might have an average cost of €50 millio... READ MORE Defacto’s SoC Compiler announceme... Defacto will be showcasing at DAC this July, a significant step forward of its SoC Compiler 9.0 technology by making the Front-end SoC Integration process much easier with an extended support of design collaterals in particular for the Accellera I... READ MORE Blog - Using IP-XACT, RTL and UPF f... Summary SoC design with IP reuse is a big challenge, because of the scale and complexity involved, so using the most efficient EDA tool flow makes economic sense. Defacto Technologies h... READ MORE Exhibiting at DAC San Francisco 202... Defacto Team will be exhibiting at DAC this July (11-13) 2022. Our technical experts will be present at our booth #1543. Join us to exchange and hear about our next Major Release SoC Compiler 10.0 !   Several live presentations ... READ MORE DOLPHIN DESIGN chooses DEFACTO's So...   Grenoble, France, March 3, 2022 - DOLPHIN DESIGN and DEFACTO Technologies today announced that DOLPHIN DESIGN has adopted DEFACTO’s SoC Compiler 9.0 to increase design automation for low power SoC integration with com... READ MORE Blog - Working with the Unified Pow... The Accellera organization created the concept of a Unified Power Format (UPF) back in 2006, and by 2007 they shared vers... READ MORE Power Intent Management for Large S... The complexity of system on chips keeps increasing and SoC designers keep having lot of pressure to deliver and keeping the cost as low as possible. To stay within a PPA budget (power performance area), it's challenging daily for designers. Defa... READ MORE Front-end SoC Creation has Never Be... All the Defacto Team is wishing you a great and prosperous year 2022!    Every year the maturity of this solution is increased, and also new capabilities are added to SoC Compiler. Typical examples of new capabilities and technol... READ MORE Defacto enables ETRI to Automate IP... Grenoble, France, October 18, 2021. Defacto Technologies today announced that ETRI has adopted Defacto’s SoC design solution named “SoC Compiler” to increase design automation for IP integration of complex IP cores. ... READ MORE How to manage IP-XACT complexity by... Today, an increased number of IPs are delivered using IP-XACT interfaces which should ease the integration process. However, it is still a complex format to handle and not every company (or designer) wants to jump into a new format. We obs... READ MORE Exhibiting at DAC San Francisco in ... Defacto Team will exhibit “physically” at DAC this December 2021. Our experts will be present at our booth #1363 and ready to chat and to provide live presentations on SoC Compiler 9.0 Design solutions. The latest features will be presented in... READ MORE Exhibiting at ChipEx June 21-22 Defacto will be exhibiting at ChipEx in Israel by June 21-22. This will be the first "non-virtual" event since the beginning of the pandemic. Our Team will be there to answer your questions and gives you fresh updates on our Major Release ... READ MORE What Makes SoC Compiler The Shortes... Defacto SoC Compiler whose 9.0 release was announced recently automates the SoC design creation from the first project specifications. It covers register handling, IP and connectivity inser... READ MORE SoC Compiler 9.0 Webinar WEBINAR RECORD AVAILABLE HERE   On Thursday June 3, at 10:00AM PST Defacto will be holding a live webinar to explain how to Make the SoC Design Assembly a Fully Automated Process Along wi... READ MORE Small EDA Company with Something Ne...   What Does it Do? In EDA there are lots of special interest groups that tend to create their own narrowly defined sub-flows and file formats, eventually gaining enough momentum to form a standard, so that multiple vendors can c... READ MORE Defacto Upgrades Front-end SoC Inte... Due to the demand for more sophisticated applications, the design of systems-on-chip (SoC) is more and more complex. Defacto Technologies, a French provider of design solutions at Register Transfer Level (RTL) level, has released what it calls a u... READ MORE Defacto Announces SoC Compiler™, ... Assembly and Integration of IP for Front-end SoC Design Grenoble, France, April 26, 2021 -- Defacto Technologies today announces v9 of their EDA software offering, READ MORE To Conquer SoC Design Challenges, C... On the latest EE Times Europe Magazine (February 2021), our CEO, Chouki Aktouf shared his vision on how EDA methods and tools should change to conquer new SoC Design challenges.   SoC design starts with the integration process, i... READ MORE Defacto will be exhibiting at DATE ... Defacto will be exhibiting at DATE (Design Automation and Test in Europe) on February 2-4. Our experts will be present to chat and give live presentations. READ MORE Build a Full SoC with the Best Trad... Need to build a full SoC (System on Chip) with the Best trade-off ? Including: Time to Market, Power, Performance, Area, Engineering cost and IP Reuse ?   And solve key design problems before and after synthesis ? Defacto STAR mak... READ MORE CEO Interview on Semiwiki “For more than 18 years, we never stopped innovating at Defacto. We are aware of EDA Mantra “Innovate or Die!”. Innovation is in our DNA, and we never stopped adding new automated capabilities to the SoC design community to help facing compl... READ MORE Power in Test at RTL. Defacto Shows... Bernard Murphy says on Semiwiki : In the early days of Atrenta I met with Ralph Marlett, a distinguished test expert with many years of experience at Zuken and Recal Redac. He talked me into believing we could do meaningful static analysis for DFT... READ MORE SoC Integration using IPXACT Since our latest Major release announced DAC in July 2020, our SoC Integration solution keep progressing and new features and constantly added. Our READ MORE Exhibiting at ITC 2020 Defacto will be exhibiting at ITC on November 3-5. Our experts will be present online to chat and share our latest features o... READ MORE CEO Interview: Addressing the Chall... Addressing the challenges of SoC integration Ever-growing transistor count and higher complexity make System-on-Chip integration an increasingly challenging problem, still waiting for a fully satisfactory EDA solution. Con... READ MORE Defacto will be part of the Virtual...   Defacto will be part of the Virtual DAC 2020 experience. Our experts will be present online to chat and provide live presentations on the latest updates around our STAR RTL Design Platform. Latest features of STAR 8.X will be presented ... READ MORE What should have been announced at ... EDACafé CEO interview   Sanjay : Tell us briefly about Defacto technologies Chouki : Defacto Technologies, we are in EDA business since more than 17 years. We are specialized in SoC integration solutions that we are... READ MORE Atos Crafts NoC, Pad Ring, More Usi... We are hosting a webinar on May 28th 10-11am PDT (REGISTER HERE) in which Atos talk about how they use our tool in building a proof of concept for the MontB... READ MORE It’s now possible to access our D... It’s now possible to access our DATE customer presentation on the Virtual DATE Platform   ATOS ... READ MORE Defacto Announces STAR 8.0 and Prov... To deliver greater functionality for next-generation applications such as automotive and mobile, leading-edge SoCs with higher performance at much lower power are needed. Meeting time-to-market requirements is critical to avoid wasting investments... READ MORE Build Custom SoC Assembly Platforms Defacto’s latest Release STAR 8.0 helps to lower the complexity of SoC Integration design flows where traditionally several sources of design information are required to start building an S... READ MORE Customer Success Story at DATE Defacto will be exhibiting at DATE in Grenoble on March 9-13. ATOS will present how they built a Scalable NoC... READ MORE Design Deconstruction It is self-evident that large systems of any type would not be possible without hierarchical design. Decomposing a large system objective into subsystems, and subsystems of subsystems, has multiple benefits. Smaller subsystems can be more easily u... READ MORE Customer presentation at our booth ... We are organizing a 30mn customer presentation at the Defacto booth (#667) by Tuesday June 4th at 2:00PM.  Title: “A unified design data consistency & cohe... READ MORE Defacto at DAC booth #667 Defacto will be releasing its STAR 8.0 Major Release at DAC this year in Las Vegas (booth #667). Major release features will be presented in conjunction with new customer success stories in SoC design areas including SoC i... READ MORE Defacto at DAC 2019 booth#667 Build a full SoC with the best trade-off (Time to Market, Power, Performance, Area, IP Reuse, Engineering cost)  READ MORE Defacto is drastically reducing sim... Grenoble, France, February 9th, Defacto Technologies today announced that Synapse Design has tested STAR in collaboration with a major US based semiconductor company in the GPU market. Synapse Design used the RTL design restructur... READ MORE Structural Verification with STAR     Overview STAR provides a large set of structural verification capabilities at RTL. The provided checks are fully automated. On top of that, the user can build and run custom chec... READ MORE RTL vs. UPF Coherency Checking usin... Overview Maintaining a continuous correlation between power intent (UPF and RTL) is a critical need for all ASIC design teams. Using STAR, the logic design hierarchy and power strategy are tightly linked to each other, so users can intui... READ MORE Design Centric UPF Generation using... Overview Given a complex RTL design, the related UPF generation process is usually tedious and time consuming.  STAR provides a user... READ MORE Analysis and Signoff for Restructur... For the devices we build today, design and implementation are unavoidably entangled. Design for low-power, test, reuse and optimized layout are no longer possible without taking implementation factors into account in design, and vice-versa. But de... READ MORE RTL Correct by Construction Themes in EDA come in waves and a popular theme from time to time is RTL signoff. That’s a tricky concept; you can’t signoff RTL in the sense of never having to go back and change the RTL. But the intent is still valuable – to get the top-le... READ MORE Defacto in China for Security Appli... Defacto presented this week in China, how security problems can be solved with the Defacto STAR tools   RTL code Analysis Build Security score based on an automated extraction of design and code met... READ MORE A Versatile Design Platform with Mu... Considering the possibility of several segments within a single market, for example desktop, laptop, tablet, and even smartphone in computing market, imagine how many variations of an SoC or IP within it may be required. A desktop processor can be... READ MORE Typical Applications using STAR Defacto is creating series of videos about typical applications when using the Defacto's STAR solution.  Enjoy the following first videos ! Low power design exploration in coherency with RTL design Low power desig... READ MORE Socionext Adopts Defacto Solution f... Grenoble, France, June 1st, 2015 --- Defacto Technologies S.A. today announced that Socionext Inc., a leading provider of System-on-Chip solutions, has adopted Defacto Techno... READ MORE

FOLLOW US ! Defacto Technologies - THE shortest path to Synthesis-ready RTL
Copyright © 2024 - DEFACTO Technologies