test2

News & Events

Exhibiting at ChipEx June 21-22 Defacto will be exhibiting at ChipEx in Israel by June 21-22. This will be the first "non-virtual" event since the beginning of the pandemic. Our Team will be there to answer your questions and gives you fresh updates on our Major Release ... READ MORE What Makes SoC Compiler The Shortes... Defacto SoC Compiler whose 9.0 release was announced recently automates the SoC design creation from the first project specifications. It covers register handling, IP and connectivity inser... READ MORE SoC Compiler 9.0 Webinar WEBINAR RECORD AVAILABLE HERE   On Thursday June 3, at 10:00AM PST Defacto will be holding a live webinar to explain how to Make the SoC Design Assembly a Fully Automated Process Along wi... READ MORE Small EDA Company with Something Ne...   What Does it Do? In EDA there are lots of special interest groups that tend to create their own narrowly defined sub-flows and file formats, eventually gaining enough momentum to form a standard, so that multiple vendors can c... READ MORE Defacto Upgrades Front-end SoC Inte... Due to the demand for more sophisticated applications, the design of systems-on-chip (SoC) is more and more complex. Defacto Technologies, a French provider of design solutions at Register Transfer Level (RTL) level, has released what it calls a u... READ MORE Defacto Announces SoC Compiler™, ... Assembly and Integration of IP for Front-end SoC Design Grenoble, France, April 26, 2021 -- Defacto Technologies today announces v9 of their EDA software offering, READ MORE To Conquer SoC Design Challenges, C... On the latest EE Times Europe Magazine (February 2021), our CEO, Chouki Aktouf shared his vision on how EDA methods and tools should change to conquer new SoC Design challenges.   SoC design starts with the integration process, i... READ MORE Defacto will be exhibiting at DATE ... Defacto will be exhibiting at DATE (Design Automation and Test in Europe) on February 2-4. Our experts will be present to chat and give live presentations. READ MORE Build a Full SoC with the Best Trad... Need to build a full SoC (System on Chip) with the Best trade-off ? Including: Time to Market, Power, Performance, Area, Engineering cost and IP Reuse ?   And solve key design problems before and after synthesis ? Defacto STAR mak... READ MORE CEO Interview on Semiwiki “For more than 18 years, we never stopped innovating at Defacto. We are aware of EDA Mantra “Innovate or Die!”. Innovation is in our DNA, and we never stopped adding new automated capabilities to the SoC design community to help facing compl... READ MORE Power in Test at RTL. Defacto Shows... Bernard Murphy says on Semiwiki : In the early days of Atrenta I met with Ralph Marlett, a distinguished test expert with many years of experience at Zuken and Recal Redac. He talked me into believing we could do meaningful static analysis for DFT... READ MORE SoC Integration using IPXACT Since our latest Major release announced DAC in July 2020, our SoC Integration solution keep progressing and new features and constantly added. Our READ MORE Exhibiting at ITC 2020 Defacto will be exhibiting at ITC on November 3-5. Our experts will be present online to chat and share our latest features o... READ MORE CEO Interview: Addressing the Chall... Addressing the challenges of SoC integration Ever-growing transistor count and higher complexity make System-on-Chip integration an increasingly challenging problem, still waiting for a fully satisfactory EDA solution. Con... READ MORE Defacto will be part of the Virtual...   Defacto will be part of the Virtual DAC experience. Our experts will be present online to chat and provide live presentations on the latest updates around our STAR RTL Design Platform. Latest features of STAR 8.X will be presented in co... READ MORE What should have been announced at ... EDACafé CEO interview   Sanjay : Tell us briefly about Defacto technologies Chouki : Defacto Technologies, we are in EDA business since more than 17 years. We are specialized in SoC integration solutions that we are... READ MORE Atos Crafts NoC, Pad Ring, More Usi... We are hosting a webinar on May 28th 10-11am PDT (REGISTER HERE) in which Atos talk about how they use our tool in building a proof of concept for the MontB... READ MORE It’s now possible to access our D... It’s now possible to access our DATE customer presentation on the Virtual DATE Platform   ATOS ... READ MORE Defacto Announces STAR 8.0 and Prov... To deliver greater functionality for next-generation applications such as automotive and mobile, leading-edge SoCs with higher performance at much lower power are needed. Meeting time-to-market requirements is critical to avoid wasting investments... READ MORE Build Custom SoC Assembly Platforms Defacto’s latest Release STAR 8.0 helps to lower the complexity of SoC Integration design flows where traditionally several sources of design information are required to start building an S... READ MORE Customer Success Story at DATE Defacto will be exhibiting at DATE in Grenoble on March 9-13. ATOS will present how they built a Scalable NoC... READ MORE Design Deconstruction It is self-evident that large systems of any type would not be possible without hierarchical design. Decomposing a large system objective into subsystems, and subsystems of subsystems, has multiple benefits. Smaller subsystems can be more easily u... READ MORE Customer presentation at our booth ... We are organizing a 30mn customer presentation at the Defacto booth (#667) by Tuesday June 4th at 2:00PM.  Title: “A unified design data consistency & cohe... READ MORE Defacto at DAC booth #667 Defacto will be releasing its STAR 8.0 Major Release at DAC this year in Las Vegas (booth #667). Major release features will be presented in conjunction with new customer success stories in SoC design areas including SoC i... READ MORE Defacto at DAC 2019 booth#667 Build a full SoC with the best trade-off (Time to Market, Power, Performance, Area, IP Reuse, Engineering cost)  READ MORE Defacto is drastically reducing sim... Grenoble, France, February 9th, Defacto Technologies today announced that Synapse Design has tested STAR in collaboration with a major US based semiconductor company in the GPU market. Synapse Design used the RTL design restructur... READ MORE Structural Verification with STAR     Overview STAR provides a large set of structural verification capabilities at RTL. The provided checks are fully automated. On top of that, the user can build and run custom chec... READ MORE RTL vs. UPF Coherency Checking usin... Overview Maintaining a continuous correlation between power intent (UPF and RTL) is a critical need for all ASIC design teams. Using STAR, the logic design hierarchy and power strategy are tightly linked to each other, so users can intui... READ MORE Design Centric UPF Generation using... Overview Given a complex RTL design, the related UPF generation process is usually tedious and time consuming.  STAR provides a user... READ MORE Analysis and Signoff for Restructur... For the devices we build today, design and implementation are unavoidably entangled. Design for low-power, test, reuse and optimized layout are no longer possible without taking implementation factors into account in design, and vice-versa. But de... READ MORE RTL Correct by Construction Themes in EDA come in waves and a popular theme from time to time is RTL signoff. That’s a tricky concept; you can’t signoff RTL in the sense of never having to go back and change the RTL. But the intent is still valuable – to get the top-le... READ MORE Defacto in China for Security Appli... Defacto presented this week in China, how security problems can be solved with the Defacto STAR tools   RTL code Analysis Build Security score based on an automated extraction of design and code met... READ MORE A Versatile Design Platform with Mu... Considering the possibility of several segments within a single market, for example desktop, laptop, tablet, and even smartphone in computing market, imagine how many variations of an SoC or IP within it may be required. A desktop processor can be... READ MORE Typical Applications using STAR Defacto is creating series of videos about typical applications when using the Defacto's STAR solution.  Enjoy the following first videos ! Low power design exploration in coherency with RTL design Low power desig... READ MORE Socionext Adopts Defacto Solution f... Grenoble, France, June 1st, 2015 --- Defacto Technologies S.A. today announced that Socionext Inc., a leading provider of System-on-Chip solutions, has adopted Defacto Techno... READ MORE

FOLLOW US ! Defacto Technologies - THE shortest path to Synthesis-ready RTL
Copyright © 2021 - DEFACTO Technologies