test2
test
test4

 

Before logic synthesis, STAR enables full implementation capabilities towards IP and connectivity insertion with a real-time monitoring of the integration progress. This enables SoC creation in minutes and maximize design reuse from existing projects.

 

Benefits

    • Get 90% of design reuse and higher including RTL and design collaterals
    • Enables SoC creation even if design blocks and views are missing
    • Reduce drastically TAT and engineering effort

 

Features

    • Multi-format IP cores and connectivity Insertion
    • Physically and Power aware integration process at RTL
    • Monitor SoC integration progress real-time
    • Generate full chip views including RTL, IPXACT, UPF and SDC
    • RTL Design Editing
    • UPF automatic generation
    • Core Wrapping at RTL

 

Other Related Solutions

  

For More Information :

Contact us or Access to Videos and Datasheets