We are hiring a VIE for Japan and California.
We are hiring a VIE

VIE - Application Engineer in California

Missions:

As part of the company development, we are looking for an VIE candidate to provide technical support to users of Defacto’s EDA solutions.

He/she will be involved in the full lifecycle of customers: First contact, evaluation and support with the opportunity to work with American Major Semiconductor companies directly with the best Semiconductor experts. thanks to sustainable collaborations with “Majors”, Defacto Technologies is at the center of the next generation products design; like smartphones or computer processors, IoT or even key components for artificial intelligence applications.

He/she will be working closely with the R&D team based in Grenoble and with the Field Application Engineers based in North America, Asia and Europe. 

 In a “start-up” mindset, and in a young and dynamic growing team with a strong team spirit, the new member integration is always easy and fast. You will be considered as fully part of the team from the first day. Your opinion and advices will have direct impact into our discussions and strategic decisions

A technical 2-3 months training session is planned before the start of the VIE mission. The goal of this training is to prepare the candidate on both the technical aspects and the customer context where he/she will be directly involved.

 

Monthly remuneration: 3645€ (Non-contractual allowance laid down by decree and order, whose amount may vary in particular depending on the changes to the reference scale, the location of the position and the cases for deductions set out in the texts)

Job Location: San Francisco, United States

From 01 April 2020 to 01 October 2021 (for 18 months) 

 

Profil:

With the objective to build a long-term collaboration, we are looking for somebody who is:

  • Motivated by challenges and customer satisfaction
  • Curious with a constant desire to learn
  • Bold and that want to make things progress
  • Autonomous with also a strong team spirit

 

In order to achieve this mission within the best conditions, the following skills are expected from the Engineer:

  • Good knowledge of the UNIX / Linux environment
  • Mastery of one or several scripting languages (Tcl, Python)
  • General knowledge of the HDL languages (Verilog, VHDL)
  • General understanding of chip design flow (synthesis, simulation, test pattern generation)
  • Technical English speaking

 

Company Description :

Defacto Technologies is an innovative chip design software SME based at Grenoble in France and in the Silicon Valley. The company develops and provides advanced tools for chip design. Defacto counts most of the TOP 15 semiconductor companies as customer and thanks to sustainable collaborations with “Majors”, Defacto Technologies is at the center of the next generation products design; like smartphones or computer processors, IoT or even key components for artificial intelligence applications.

Defacto allows its customers to reach their objectives, more and more ambitious, by reducing design cycles and also by optimizing design flows. It enables a faster time to market and a better PPA (Performance, Power, Area) optimization.

  

Link to Civiweb website: https://www.civiweb.com/FR/offre/137621.aspx?&xtmc=defacto&xtnp=1&xtcr=1

This email address is being protected from spambots. You need JavaScript enabled to view it.

With the objective to build a long-term collaboration, we are looking for somebody who is:

-          Motivated by challenges and customer satisfaction

-          Curious with a constant desire to learn

-          Bold and that want to make things progress

-          Autonomous with also a strong team spirit

 

In order to achieve this mission within the best conditions, the following skills are expected from the Engineer:

-          Good knowledge of the UNIX / Linux environment

-          Mastery of one or several scripting languages (Tcl, Python)

-          General knowledge of the HDL languages (Verilog, VHDL)

-          General understanding of chip design flow (synthesis, simulation, test pattern generation)

Technical English speaking is a key differentiator
Connection