Reaching power, performance and area (PPA) requirements for complex SoCs is becoming a real challenge. STAR helps optimizing large design netlists to reach aggressive PPA requirements, cost-effectively.
Layout density improvement towards area savings
Hierarchical manipulation based on floorplan changes
High Level Benefits
Save Area – Between 5 to 10%
Reduce design optimization runtime from days to hours
EDA Design Solutions