Conciliate RTL with variety of multi-domain design standards

Thanks to its build and signoff capabilities and its unified database, STAR helps during the design process of complex SoCs to:

  • Face challenges of moving to sophisticated RTL coding styles like with System Verilog
  • Manage into a unified design flow the RTL conciliation process with the variety of multi-domain design standards: 
    • Power intent such as UPF
    • Timing constraints such as SDC
    • Physical design formats such as LEF/DEF
    • Architectural design formats such as IPXACT
    • Library formats such as Liberty
  • Provide the automation to generate ready for synthesis RTL by considering physical, power, timing & DFT constraints.


For More Information :