|
SIGNOFF provides unique chip-level DFT verifications capabilities at RTL such as press-button top level tracing of scan chains and also enabling simulation/verification of the SoC with the DFT architecture fully inserted. Such capabilities are made possible also because SIGNOFF interoperates fully with mainstream DFT tools and flows (ATPGs, test compression, embedded test, etc.).
|
|
