SIGNOFF is designed to eliminate the gap between DFT engineers and RTL designers.
It allows effective involvement of designers to check and solve DFT problems. Without any knowledge of DFT, designers can easily use the tool in a press-button mode and verify testability level before releasing a block, an IP core or a top-level SoC.
